View CY8C20234-12SXIT_7340760.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 psoc ? programmable system-on-chip? cypress semiconductor corporation ? 198 champion court ? san jose , ca 95134-1709 ? 408-943-2600 document number: 001-05356 rev. *p revised october 5, 2011 psoc ? programmable system-on-chip? features low power capsense ? block ? configurable capacitive sensing elements ? supports combination of capsense buttons, sliders, touchpads, and proximity sensors powerful harvard-architecture processor ? m8c processor speeds running up to 12 mhz ? low power at high speed ? operating voltage: 2.4 v to 5.25 v ? industrial temperature range: ?40 c to +85 c flexible on-chip memory ? 8 kb flash program storage 50,000 erase/write cycles ? 512-bytes sram data storage ? partial flash updates ? flexible protection modes ? interrupt controller ? in-system serial programming (issp) complete development tools ? free development tool (psoc designer?) ? full-featured, in-circuit emulator, and programmer ? full-speed emulation ? complex breakpoint structure ? 128 kb trace memory precision, programmable clocking ? internal 5.0% 6- / 12-mhz main oscillator ? internal low speed oscillator at 32 khz for watchdog and sleep programmable pin configurations ? pull-up, high z, open-drain, and cmos drive modes on all gpios ? up to 28 analog inputs on all gpios ? configurable inputs on all gpios ? 20-ma sink current on all gpios ? selectable, regulated digital i/o on port 1 ? 3.0 v, 20 ma total port 1 source current ? 5 ma strong drive mode on port 1 versatile analog mux ? common internal analog bus ? simultaneous connection of i/o combinations ? comparator noise immunity ? low-dropout voltage regulator for the analog array additional system resources ? configurable communication speeds ?i 2 c: selectable to 50 khz, 100 khz, or 400 khz ? spi: configurable between 46.9 khz and 3 mhz ? i 2 c slave ? spi master and spi slave ? watchdog and sleep timers ? internal voltage reference ? integrated supervisory circuit sram 512 bytes system bus interrupt controller 6/12 mhz internal main oscillator global analog interconnect psoc core cpu core (m8c) srom flash 8k system resources analog system analog ref. i2c slave/spi master-slave por and lvd system resets port 1 port 0 sleep and watchdog an al o g mux port 3 port 2 capsense block config ldo logic block diagram [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 2 of 47 contents psoc functional overview .............................................. 3 psoc core .................................................................. 3 capsense analog system .......................................... 3 additional system resources ..................................... 4 psoc device characteristics . ..................................... 4 getting started .................................................................. 5 application notes ........................................................ 5 development kits ........................................................ 5 training ....................................................................... 5 cypros consultants .................................................... 5 solutions library .......................................................... 5 technical support ....................................................... 5 development tools .......................................................... 5 psoc designer software subsyst ems .......... .............. 5 designing with psoc designer ....................................... 6 select user modules ................................................... 6 configure user modules .............................................. 6 organize and connect .............. .............. ........... ......... 6 generate, verify, and debug ....................................... 6 pin information ................................................................. 7 8-pin soic pinout . .............. .............. .............. ............ 7 16-pin soic pinout ..................................................... 8 48-pin ocd part pinout .............................................. 9 16-pin part pinout ..................................................... 11 24-pin part pinout ..................................................... 12 32-pin part pinout ..................................................... 13 28-pin part pinout ..................................................... 15 30-ball part pinout .................................................... 16 electrical specifications ................................................ 17 absolute maximum ratings ... .................................... 17 operating temperature ............................................. 18 dc electrical characteristics ..................................... 18 ac electrical characteristics ..................................... 23 packaging dimensions .................................................. 30 thermal impedances ................................................. 35 solder reflow specifications ..................................... 35 development tool selection .. .............. .............. ........... 36 software .................................................................... 36 development kits ...................................................... 36 evaluation tools ............................................................. 36 device programmers ............. .................................... 37 accessories (emulation and programming) .............. 37 ordering information ...................................................... 38 ordering code definitions ..... .................................... 38 acronyms ........................................................................ 39 acronyms used ......................................................... 39 reference documents .................................................... 39 document conventions ................................................. 40 units of measure ....................................................... 40 numeric conventions ............ .................................... 40 glossary .......................................................................... 40 document history page ................................................. 45 sales, solutions, and legal information ...................... 47 worldwide sales and design s upport ......... .............. 47 products .................................................................... 47 psoc solutions ......................................................... 47 [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 3 of 47 psoc functional overview the psoc family consists of many programmable system-on-chips with on-chip controller devices. these devices are designed to replace multiple traditional mcu based system components with one low cost single chip programmable component. a psoc device includes configurable analog and digital blocks and programmable interconnect. this architecture enables the user to create custom ized peripheral configurations to match the requirements of each individual application. additionally, a fast cpu, flash program memory, sram data memory, and configurable i/o are included in a range of convenient pinouts. the psoc architecture for this device family, as shown in figure 1 , consists of three main areas: the core, the system resources, and the capsense analog system. a common versatile bus enables connection between i/o and the analog system. each cy8c20x34 psoc de vice includes a dedicated capsense block that provides sensing and scanning control circuitry for capacitive sensing applications. depending on the psoc package, up to 28 general purpose i/o (gpio) are also included. the gpio provide access to the mcu and analog mux. psoc core the psoc core is a powerful engine that supports a rich instruction set. it encompasses sram for data storage, an interrupt controller, sleep and watchdog timers, imo , and ilo. the cpu core, called the m8c, is a powerful processor with speeds up to 12 mhz. the m8c is a two mips, 8-bit harvard-architecture microprocessor. system resources provide addit ional capability such as a configurable i 2 c slave or spi master-slave communication interface and various system re sets supported by the m8c. the analog system consists of the capsense psoc block and an internal 1.8 v analog reference. together they support capac- itive sensing of up to 28 inputs. capsense analog system the analog system contains the capacitive sensing hardware. several hardware algorithms are supported. this hardware performs capacitive sensing and scanning without requiring external components. capacitive sensing is configurable on each gpio pin. scanning of enabled capsense pins is completed quickly and easily across multiple ports. figure 1. analog system block diagram analog multiplexer system the analog mux bus connects to every gpio pin. pins are connected to the bus individually or in any combination. the bus also connects to the analog system for analysis with the capsense block comparator. switch control logic enables selected pins to precharge continuously under hardware control. this enables capacitive measurement for applications such as touch sensing. other multiplexer applications include: complex capacitive sensing inte rfaces such as sliders and touch pads chip-wide mux that enables analog input from any i/o pin crosspoint connection between any i/o pin combinations id ac reference buffer vr cinternal analog global bus cap sense counters com parator mux mux refs capsense clock select relaxation o scillator (ro) csclk imo [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 4 of 47 additional system resources system resources provide additional capability useful to complete systems. additional resources include low voltage detection and power on reset. brief statements describing the merits of each system resource follow: the i 2 c slave or spi master-slave module provides 50/100/400 khz communication over two wires. spi communication over three or four wires run at speeds of 46.9 khz to 3 mhz (lower for a slower system clock). low voltage detection (lvd) interrupts signal the application of falling voltage levels, while the advanced por (power on reset) circuit eliminates t he need for a system supervisor. an internal 1.8 v reference provides an absolute reference for capacitive sensing. the 5 v maximum input, 3 v fixed output, low dropout regulator (ldo) provides regulation for i/os. a register controlled bypass mode enables the user to disable the ldo. psoc device characteristics depending on your psoc device characterist ics, the digital and analog systems can have 16, 8, or 4 digital blocks, and 12, 6, o r 4 analog blocks. ta b l e 1 lists the resources available for specific psoc device groups. the psoc device covered by this datasheet is highlighted. table 1. psoc device characteristics psoc part number digital i/o digital rows digital blocks analog inputs analog outputs analog columns analog blocks sram size flash size cy8c29x66 up to 64 4 16 up to 12 4 4 12 2 k 32 k cy8c28xxx up to 44 up to 3 up to 12 up to 44 up to 4 up to 6 up to 12 + 4 [1] 1 k 16 k cy8c27x43 up to 44 2 8 up to 12 4 4 12 256 16 k cy8c24x94 up to 56 1 4 up to 48 2 2 6 1 k 16 k cy8c24x23a up to 24 1 4 up to 12 2 2 6 256 4 k cy8c23x33 up to 26 1 4 up to 12 2 2 4 256 8 k cy8c22x45 up to 38 2 8 up to 38 0 4 6 [1] 1 k 16 k cy8c21x45 up to 24 1 4 up to 24 0 4 6 [1] 512 8 k cy8c21x34 up to 28 1 4 up to 28 0 2 4 [1] 512 8 k cy8c21x23 up to 16 1 4 up to 8 0 2 4 [1] 256 4 k cy8c20x34 up to 28 0 0 up to 28 0 0 3 [1,2] 512 8 k cy8c20xx6 up to 36 0 0 up to 36 0 0 3 [1,2] up to 2 k up to 32 k notes 1. limited analog functionality 2. two analog blocks and one capsense ? . [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 5 of 47 getting started for in-depth information, along with detailed programming details, see the psoc ? technical reference manual . for up-to-date ordering, packaging, and electrical specification information, see the latest psoc device datasheets on the web. application notes cypress application notes are an excellent introduction to the wide variety of possi ble psoc designs. development kits psoc development kits are available online from and through a growing number of regional and global distributors, which include arrow, avnet, digi-key, farnell, future electronics, and newark. training free psoc technical training (on demand, webinars, and workshops), which is available online via www.cypress.com , covers a wide variety of topics an d skill levels to assist you in your designs. cypros consultants certified psoc consultants offer everything from technical assistance to completed psoc designs. to contact or become a psoc consultant go to the cypros consultants web site. solutions library visit our growing library of solution focused designs . here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly. technical support technical support ? including a searchable knowledge base articles and technical forums ? is also available online. if you cannot find an answer to your question, call our technical support hotline at 1-800-541-4736. development tools psoc designer? is the revolutionary integrated design environment (ide) that you can use to customize psoc to meet your specific application require ments. psoc designer software accelerates system design and ti me to market. develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. then, customize your design by leveraging the dynamically generated application programming interface (api) libraries of code. finally, debug and test your designs with the integrated debug environment, incl uding in-circuit emulation and standard software debug features. psoc designer includes: application editor graphical user interface (gui) for device and user module configuration and dynamic reconfiguration extensive user module catalog integrated source-code editor (c and assembly) free c compiler with no size restrictions or time limits built-in debugger in-circuit emulation built-in support for communication interfaces: ? hardware and software i 2 c slaves and masters ? full-speed usb 2.0 ? up to four full-duplex universal asynchronous receiver/trans- mitters (uarts), spi master and slave, and wireless psoc designer supports the entire library of psoc 1 devices and runs on windows xp, windows vista, and windows 7. psoc designer software subsystems design entry in the chip-level view, choose a base device to work with. then select different onboard analog and digital components that use the psoc blocks, which are called user modules. examples of user modules are adcs, dacs, amplifiers, and filters. configure the user modules for your chosen application and connect them to each other and to the proper pins. then generate your project. this prepopulates your project with apis and libraries that you can use to program your application. the tool also supports easy development of multiple configura- tions and dynamic reconfiguration. dynamic reconfiguration makes it possible to change configurations at run time. in essence, this allows you to use more than 100 percent of psoc's resources for an application. code generation tools the code generation tools work seamlessly within the psoc designer interface and have been tested with a full range of debugging tools. you can develop your design in c, assembly, or a combination of the two. assemblers . the assemblers allow you to merge assembly code seamlessly with c code. link libraries automatically use absolute addressing or are compiled in relative mode, and are linked with other software modules to get absolute addressing. c language compilers . c language compilers are available that support the psoc family of devices. the products allow you to create complete c programs for the psoc family devices. the optimizing c compilers provide all of the features of c, tailored to the psoc architecture. they come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality. debugger psoc designer has a debug environment that provides hardware in-circuit emulation, al lowing you to test the program in a physical system while providing an internal view of the psoc device. debugger commands allow you to read and program and read and write data memory, and read and write i/o registers. you can read and write cpu registers, set and clear breakpoints, and provide program run, halt, and step control. the debugger [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 6 of 47 also allows you to create a trace buffer of registers and memory locations of interest. online help system the online help system displays onl ine, context-sensitive help. designed for procedural and quick reference, each functional subsystem has its own context-se nsitive help. this system also provides tutorials and links to faqs and an online support forum to aid the designer. in-circuit emulator a low-cost, high-functionality in-circuit emulator (ice) is available for development support. this hardware can program single devices. the emulator consists of a base unit that connects to the pc using a usb port. the base unit is universal and operates with all psoc devices. emulation pods for each device family are available separately. the emulat ion pod takes the place of the psoc device in the target board and performs full-speed (24 mhz) operation. designing with psoc designer the development process for the psoc device differs from that of a traditional fixed function mi croprocessor. the configurable analog and digital hardware blocks give the psoc architecture a unique flexibility that pays divi dends in managing specification change during development and by lowering inventory costs. these configurable resources, called psoc blocks, have the ability to implement a wide variet y of user-selectable functions. the psoc development process is summarized in four steps: 1. select user modules . 2. configure user modules. 3. organize and connect. 4. generate, verify, and debug. select user modules psoc designer provides a library of prebuilt, pretested hardware peripheral components called ?user modules.? user modules make selecting and implementing peripheral devices, both analog and digital, simple. configure user modules each user module that you select establishes the basic register settings that implement the select ed function. they also provide parameters and properties that allow you to tailor their precise configuration to your particular application. for example, a pwm user module configures one or more digital psoc blocks, one for each 8 bits of resolution. the user module parameters permit you to establish the pulse width and duty cycle. configure the parameters and properties to correspond to your chosen application. enter values directly or by selecting values from drop-down menus. all the user modules are documented in datasheets that may be viewed directly in psoc designer or on the cypress website. these user module datasheets explain the internal operation of the us er module and provide performance specifications. each datasheet de scribes the use of each user module parameter, and other information you may need to successfully implement your design. organize and connect you build signal chains at the chip level by interconnecting user modules to each other and the i/o pins. you perform the selection, configuration, and routing so that you have complete control over all on-chip resources. generate, verify, and debug when you are ready to test the hardware configuration or move on to developing code for the project, you perform the ?generate configuration files? step. this causes psoc designer to generate source code that automatic ally configures the device to your specification and provides the software for the system. the generated code provides application programming interfaces (apis) with high-level functions to control and respond to hardware events at run-time and interrupt service routines that you can adapt as needed. a complete code development environment allows you to develop and customize your applications in either c, assembly language, or both. the last step in the development process takes place inside psoc designer?s debugger (access by clicking the connect icon). psoc designer downloads the hex image to the ice where it runs at full speed. psoc designer debugging capabil- ities rival those of systems cost ing many times more. in addition to traditional single-step, run-to -breakpoint, and watch-variable features, the debug interface prov ides a large trace buffer and allows you to define complex breakpoint events. these include monitoring address and data bus values, memory locations, and external signals. [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 7 of 47 pin information this section describes, lists, and illustrates the cy8c20234, cy8c20334, cy8c20434, cy8c20534, and cy8c20634 psoc device pins and pinout configurations. the cy8c20x34 psoc device is available in a variety of packages that are listed and shown in the following tables. every port p in (labeled with a ?p?) is capable of digital i/o and connection to the common analog bus. however, v ss , v dd , and xres are not capable of digital i/o. 8-pin soic pinout figure 2. cy8c20134-12sxi 8-pin soic pinout table 2. pin definitions ? cy8c20134 8-pin (soic) pin no. digital analog name description 1 power v ss ground connection 2 i/o i p0[1] analog column mux input, integrating input 3 i/o i p1[7] i2c serial clock (scl) 4 i/o i p1[5] i2c serial data (sda) 5 i/o i p1[1] i2c serial clock (scl), issp-sclk 6 i/o i p1[0] i2c serial data (sda), issp-sdata 7 i/o i p2[2] analog column mux input 8 power v dd supply voltage a = analog, i = input, o = output, oh = 5 ma high output drive. soic 1 2 3 4 8 7 6 5 vdd p0[4], a, i p0[2], a, i p1[0], i2c sda a, i, p0[5] a, i, p0[3] i2c scl, p1[1] vss v ss v dd ai, p0[1] ai, i2c scl, p1[7] ai, i2c sda, p1[5] p2[2],ai p1[0], i2c sda, data *, ai p1[1], i2c scl, clk*, ai [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 8 of 47 16-pin soic pinout figure 3. cy8c20234-12sxi 16-pin soic pinout table 3. pin definitions ? cy8c20234 16-pin (soic) pin no. digital analog name description 1 i/o i p0[7] analog column mux input 2 i/o i p0[3] analog column mux input and column input, integrating input 3 i/o i p0[1] analog column mux input, integrating input 4 i/o i p2[5] analog column mux input 5 i/o i p2[1] analog column mux input 6 i/o i p1[7] i2c serial clock (scl), spi ss 7 i/o i p1[5] i2c serial data (sda),spi miso 8 i/o i p1[3] analog column mux input, spi clk 9 i/o i p1[1] i2c serial clock (scl), issp-sclk,spi mosi 10 power v ss ground connection 11 i/o i p1[0] i2c serial data (sda), issp-sdata 12 i/o i p1[2] analog column mux input 13 i/o i p1[4] analog column mux input, optional external clock input (extclk) 14 i/o i xres xres 15 i/o i p0[4] analog column mux input 16 power v dd supply voltage a = analog, i = input, o = output, oh = 5 ma high output drive. soic vdd p0[6], a, i p0[4], a, i p0[2], a, i p0[0], a, i p1[4], extclk p1[2] p1[0], i2c sda 16 15 14 13 12 11 1 2 3 4 5 6 7 8 a, i, p0[7] a, i, p0[5] a, i, p0[3] a, i, p0[1] smp vss i2c scl, p1[1] vss 10 9 p0[4],ai v dd xres p1[4],extclk,ai p1[2],ai p1[0],i2c sda, data*, ai v ss p1[1],i2c scl, spi mosi, clk*,al ai, p0[7] ai,p0[3] ai,p0[1] ai,p2[5] ai,p2[1] ai, i2c scl, spi ss, p1[7] ai, i2c sda, spi miso, p1[5] ai, spi clk, p1[3] [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 9 of 47 48-pin ocd part pinout the 48-pin qfn part table and pin diagram is for the cy8c2000 0 on-chip debug (ocd) psoc device. this part is only used for in-circuit debugging. it is not available for production. figure 4. cy8c20000 48-pin ocd psoc device ocd qfn nc vss p0[3], ai p0[5], ai p0[7], ai ocde ocdo vdd p0[6], ai nc nc nc 10 11 12 nc ai, p0[1] ai, p2[7] ai, p2[5] ai, p2[3] ai, p2[1] ai, p3[3] ai, p3[1] ai, i2c scl, spi ss, p1[7] ai, i2c sda, spi miso, p1[5] nc nc 35 34 33 32 31 30 29 28 27 26 25 36 48 47 46 45 44 43 42 41 40 39 38 37 p0[2], ai p0[0], ai p2[6], ai p2[4], ai p2[2], ai p2[0], ai p3[2], ai p3[0], ai xres p1[6], ai p1[4], extclk, ai p0[4], ai 1 2 3 4 5 6 7 8 9 13 14 15 16 17 18 19 20 21 22 23 24 nc nc ai, spi clk, p1[3] ai, clk*, i2c scl, spi mosi, p1[1] vss cclk hclk ai, data*, i2c sda, p1[0] ai, p1[2] nc nc nc notes 3. the center pad on the qfn package is connected to ground (v ss ) for best mechanical, thermal, and electrical perform ance. if not connected to ground, it is electrically floated and not connected to any other signal. 4. these are the issp pins, that are not high z at por (power-on-reset). see the psoc technical reference manual for details. table 4. pin definitions ? cy8c20000 48-pin ocd (qfn) [3] pin no. digital analog name description 1 nc no connection 2 i/o i p0[1] 3 i/o i p2[7] 4 i/o i p2[5] 5 i/o i p2[3] 6 i/o i p2[1] 7 i/o i p3[3] 8 i/o i p3[1] 9 i oh i p1[7] i 2 c scl, spi ss 10 i oh i p1[5] i 2 c sda, spi miso 11 i/o i p0[1] 12 nc no connection 13 nc no connection 14 nc no connection 15 nc spi clk 16 i oh i p1[3] clk [4] , i 2 c scl, spi mosi 17 i oh i p1[1] ground connection 18 power v ss ocd cpu clock output [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 10 of 47 19 cclk ocd high speed clock output 20 hclk data [5] , i 2 c sda 21 i oh i p1[0] 22 i oh i p1[2] no connection 23 nc no connection 24 nc no connection 25 nc optional external clock input (extclk) 26 i oh i p1[4] 27 i oh i p1[6] active high external reset with internal pull-down 28 input xres 29 i/o i p3[0] 30 i/o i p3[2] 31 i/o i p2[0] 32 i/o i p2[2] 33 i/o i p2[4] 34 i/o i p2[6] 35 i/o i p0[0] 36 i/o i p0[2] 37 nc no connection 38 nc no connection 39 nc no connection 40 i/o i p0[6] analog bypass 41 power v dd supply voltage 42 ocdo ocd odd data output 43 ocde ocd even data i/o 44 i/o i p0[7] 45 i/o i p0[5] 46 i/o i p0[3] integrating input 47 power v ss ground connection 48 nc no connection cp power v ss center pad is connected to ground a = analog, i = input, o = output, nc = no connection h = 5 ma high output drive. table 4. pin definitions ? cy8c20000 48-pin ocd (qfn) [3] pin no. digital analog name description note 5. these are the issp pins, that are not high z at por (power-on-reset). see the psoc technical reference manual for details. [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 11 of 47 16-pin part pinout figure 5. cy8c20234 16-pin psoc device table 5. pin definitions ? cy 8c20234 16-pin (qfn no e-pad) pin no. type name description digital analog 1 i/o i p2[5] 2 i/o i p2[1] 3 i oh i p1[7] i 2 c scl, spi ss 4 i oh i p1[5] i 2 c sda, spi miso 5 i oh i p1[3] spi clk 6 i oh i p1[1] clk [6] , i 2 c scl, spi mosi 7 power v ss ground connection 8 i oh i p1[0] data [6] , i 2 c sda 9 i oh i p1[2] 10 i oh i p1[4] optional external clock input (extclk) 11 input xres active high external reset with internal pull-down 12 i/o i p0[4] 13 power v dd supply voltage 14 i/o i p0[7] 15 i/o i p0[3] integrating input 16 i/o i p0[1] a = analog, i = input, o = output, oh = 5 ma high output drive qfn (top view) ai, p2[5] ai, i2c scl, spi ss, p1[7] ai, i2c sda, spi miso, p1[5] ai, spi clk, p1[3] 1 2 3 4 11 10 9 16 15 14 13 p0[3], ai p0[7], ai v dd p0[4], ai clk, i2c scl, spi mosi p1[1] ai, data, i2c sda, p1[0] p1[2], ai ai, p2[1] p1[4], ai, extclk xres p0[1], ai v ss 12 5 6 7 8 note 6. these are the issp pins, that are not high z at por (power-on-reset). see the psoc technical reference manual for details. [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 12 of 47 24-pin part pinout figure 6. cy8c20334 24-pin psoc device qfn (top view) ai, p2[5] ai, i2c scl, spi ss, p1[7] ai, i2c sda, spi miso, p1[5] ai, spi clk, p1[3] 1 2 3 4 5 6 18 17 16 15 14 13 p0[2], ai p0[0], ai 24 23 22 21 20 19 p0[3], ai p0[5], ai p0[7], ai v dd p0[4], ai 7 8 9 10 11 12 spi mosi, p1[1] ai, data*, i2c sda, p1[0] ai, p1[2] ai, p2[3] ai, p2[1] nc p1[6], ai ai, extclk, p1[4] xres p2[0], ai p0[6], ai ai, clk*, i2c scl p0[1], ai v ss notes 7. the center pad on the qfn package is connected to ground (v ss ) for best mechanical, thermal, and electrical perform ance. if not connected to ground, it is electrically floated and not connected to any other signal. 8. these are the issp pins, that are not high z at por (power-on-reset). see the psoc technical reference manual for details. table 6. pin definitions ? cy8c20334 24-pin (qfn) [7] pin no. type name description digital analog 1 i/o i p2[5] 2 i/o i p2[3] 3 i/o i p2[1] 4 i oh i p1[7] i 2 c scl, spi ss 5 i oh i p1[5] i 2 c sda, spi miso 6 i oh i p1[3] spi clk 7 i oh i p1[1] clk [8] , i 2 c scl, spi mosi 8 nc no connection 9 power v ss ground connection 10 i oh i p1[0] data [8] , i 2 c sda 11 i oh i p1[2] 12 i oh i p1[4] optional external clock input (extclk) 13 i oh i p1[6] 14 input xres active high external reset with internal pull-down 15 i/o i p2[0] 16 i/o i p0[0] 17 i/o i p0[2] 18 i/o i p0[4] 19 i/o i p0[6] analog bypass 20 power v dd supply voltage 21 i/o i p0[7] 22 i/o i p0[5] 23 i/o i p0[3] integrating input 24 i/o i p0[1] cp power v ss center pad is connected to ground a = analog, i = input, o = output, oh = 5 ma high output drive [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 13 of 47 32-pin part pinout figure 7. cy8c20434 32-pin psoc device notes 9. the center pad on the qfn package is connected to ground (v ss ) for best mechanical, thermal, and electrical perform ance. if not connected to ground, it is electrically floated and not connected to any other signal. 10. these are the issp pins, that are not high z at por (power-on-reset). see the psoc technical reference manual for details. ai, p0[1] ai, p2[7] ai, p2[5] ai, p2[3] ai, p2[1] ai, p3[3] qfn (top view) 9 10 11 12 13 14 15 16 1 2 3 4 5 6 7 8 24 23 22 21 20 19 18 17 32 31 30 29 28 27 26 25 vss p0[3], ai p0[7], ai vdd p0[6], ai p0[4], ai p0[2], ai ai, p3[1] spi ss, p1[7] p0[0], ai p2[6], ai p3[0], ai xres ai, i2c sda, spi miso, p1[5] ai, spi clk, p1[3] ai, clk*, i2c scl, spi mosi, p1[1] vss ai, data*, i2c sda, p1[0] ai, p1[2] ai, extclk, p1[4] ai, p1[6] p2[4], ai p2[2], ai p2[0], ai p3[2], ai p0[5], ai ai, i2c scl table 7. pin definitions ? cy8c20434 32-pin (qfn) [9] pin no. type name description digital analog 1 i/o i p0[1] 2 i/o i p2[7] 3 i/o i p2[5] 4 i/o i p2[3] 5 i/o i p2[1] 6 i/o i p3[3] 7 i/o i p3[1] 8 i oh i p1[7] i 2 c scl, spi ss 9 i oh i p1[5] i 2 c sda, spi miso 10 i oh i p1[3] spi clk 11 i oh i p1[1] clk [10] , i 2 c scl, spi mosi 12 power v ss ground connection 13 i oh i p1[0] data [10] , i 2 c sda 14 i oh i p1[2] 15 i oh i p1[4] optional external clock input (extclk) 16 i oh i p1[6] 17 input xres active high external reset with internal pull-down 18 i/o i p3[0] 19 i/o i p3[2] [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 14 of 47 20 i/o i p2[0] 21 i/o i p2[2] 22 i/o i p2[4] 23 i/o i p2[6] 24 i/o i p0[0] 25 i/o i p0[2] 26 i/o i p0[4] 27 i/o i p0[6] analog bypass 28 power v dd supply voltage 29 i/o i p0[7] 30 i/o i p0[5] 31 i/o i p0[3] integrating input 32 power v ss ground connection cp power v ss center pad is connected to ground a = analog, i = input, o = output, oh = 5 ma high output drive. table 7. pin definitions ? cy8c20434 32-pin (qfn) [9] pin no. type name description digital analog [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 15 of 47 28-pin part pinout figure 8. cy8c20534 28-pin psoc device ai p0[7] ai p0[5] ai p0[3] ai p0[1] ai p2[7] ai p2[5] ai p2[3] ssop 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 ai p2[1] vss vss ai p1[3] ai, i2c scl p1[7] ai, i2c sda p1[5] scl p1[1] ai, i2c vdd p0[6] ai p0[4] ai p0[2] ai p0[0] ai p2[6] ai p2[4] ai p2[2] ai p2[0] ai xres p1[6] ai p1[4] extclk, ai p1[2] ai p1[0] i2c sda, ai note 11. these are the issp pins, that are not high z at por (power-on-reset). see the psoc technical reference manual for details. table 8. pin definitions ? cy8c20534 28-pin (ssop) pin no. type name description digital analog 1 i/o i p0[7] analog column mux input 2 i/o i p0[5] analog column mux input and column output 3 i/o i p0[3] analog column mux input and column output, integrating input 4 i/o i p0[1] analog column mux input, integrating input 5 i/o i p2[7] 6 i/o i p2[5] 7 i/o i p2[3] direct switched capacitor block input 8 i/o i p2[1] direct switched capacitor block input 9 power v ss ground connection 10 i/o i p1[7] i2c serial clock (scl) 11 i/o i p1[5] i2c serial data (sda) 12 i/o i p1[3] 13 i/o i p1[1] i2c serial clock (scl), issp-sclk [11] 14 power v ss ground connection 15 i/o i p1[0] i2c serial data (sda), issp-sdata [11] 16 i/o i p1[2] 17 i/o i p1[4] optional external clock input (extclk) 18 i/o i p1[6] 19 input xres active high external reset with internal pull-down 20 i/o i p2[0] direct switched capacitor block input 21 i/o i p2[2] direct switched capacitor block input 22 i/o i p2[4] 23 i/o i p2[6] 24 i/o i p0[0] analog column mux input 25 i/o i p0[2] analog column mux input 26 i/o i p0[4] analog column mux input 27 i/o i p0[6] analog column mux input 28 power v dd supply voltage a = analog, i = input, o = output, oh = 5 ma high output drive. [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 16 of 47 30-ball part pinout figure 9. cy8c20634 30-ball psoc device table 9. 30-ball part pinout (wlcsp) pin no. type name description digital analog a1 power v dd supply voltage a2 i/o i p0[6] analog bypass a3 i/o i p0[4] a4 i/o i p0[3] integrating input a5 i/o i p2[7] b1 i/o i p0[2] b2 i/o i p0[0] b3 i/o i p2[6] b4 i/o i p0[5] b5 i/o i p0[1] c1 i/o i p2[4] c2 i/o i p2[2] c3 i/o i p3[1] c4 i/o i p0[7] c5 i/o i p2[1] d1 i/o i p2[0] d2 i/o i p3[0] d3 i/o i p3[2] d4 i oh i p1[1] clk [12] , i 2 c scl, spi mosi d5 i/o i p2[3] e1 input xres active high external reset with internal pull-down e2 i oh i p1[6] e3 i oh i p1[4] optional external clock input (extclk) e4 i oh i p1[5] i 2 c sda, spi miso e5 i/o i p2[5] f1 power v ss ground connection f2 i oh i p1[2] f3 i oh i p1[0] data [12] , i 2 c sda f4 i oh i p1[3] spi clk f5 i oh i p1[7] i 2 c scl, spi ss a = analog, i = input, o = output, oh = 5 ma high output drive. 54 3 2 1 a b c d e f note 12. these are the issp pins, that are not high z at por (power-on-reset). see the psoc technical reference manual for details. [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 17 of 47 electrical specifications this section presents the dc and ac el ectrical specifications of the cy8c2 0234, cy8c20334, cy8c20434, cy8c20534, and cy8c20634 psoc devices. for the latest electr ical specifications, check the most rec ent datasheet by visiting the web at http://www.cypress.com . specifications are valid for ?40 c t a 85 c and t j 100 c as specified, except where mentioned. refer to table 19 on page 23 for the electrical specificat ions on the internal main o scillator (imo) using slimo mode. figure 10. voltage versus cpu frequency and imo frequency trim options absolute maximum ratings table 10. absolute maximum ratings symbol description min typ max units notes t stg storage temperature ?55 25 +100 c higher storage temperatures reduces data retention time. recommended storage temperature is +25 c 25 c. extended duration storage temperatures above 65 c degrades reliability. t baketemp bake temperature ? 125 see package label c t baketime bake time see package label ? 72 hours t a ambient temperature with power applied ?40 ? +85 c v dd supply voltage on v dd relative to v ss ?0.5 ? +6.0 v v io dc input voltage v ss ? 0.5 ? v dd + 0.5 v v ioz dc voltage applied to tri-state v ss ? 0.5 ? v dd + 0.5 v i mio maximum current in to any port pin ?25 ? +50 ma esd electro static discharge voltage 2000 ? ? v human body model esd. lu latch-up current ? ? 200 ma 5.25 4.75 3.00 750 khz 12 mhz cpu frequency vdd voltage 5.25 4.75 3.00 750 khz 6 mhz 12 mhz imo frequency vdd voltage 3.60 3 mhz 2.40 slimo mode=1 2.40 3 mhz v a l i d o p e r a t i n g r e g i o n slimo mode=1 slimo mode=0 slimo mode=1 slimo mode=0 2.70 slimo mode=1 slimo mode=0 2.70 6 mhz [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 18 of 47 operating temperature dc electrical characteristics dc chip level specifications ta b l e 1 2 lists the guaranteed maximum and minimum specifications fo r the voltage and temperature ranges: 4.75 v to 5.25 v and ?40 c t a 85 c, 3.0v to 3.6v and ?40 c t a 85 c, or 2.4 v to 3.0 v and ?40 c t a 85 c, respectively. typical parameters apply to 5 v, 3.3 v, or 2.7 v at 25 c. these are for design guidance only. dc gpio specifications unless otherwise noted, ta b l e 1 3 lists the guaranteed maximum and minimum specif ications for the voltage and temperature ranges: 4.75 v to 5.25 v and ?40 c t a 85 c, 3.0 v to 3.6 v and ?40 c t a 85 c, or table 14 for 2.4 v to 3.0 v and ?40 c t a 85 c, respectively. typical parameters apply to 5 v, 3.3 v, and 2.7 v at 25 c. these are for design guidance only. table 11. operating temperature symbol description min typ max units notes t a ambient temperature ?40 ? +85 c t j junction temperature ?40 ? +100 c the temperature rise from ambient to junction is package specific. see table 16 on page 21 . the user must limit the power consumption to comply with this requirement. table 12. dc chip level specifications symbol description min typ max units notes v dd supply voltage 2.40 ? 5.25 v see table 16 on page 21 . i dd12 supply current, imo = 12 mhz ? 1.5 2.5 ma conditions are v dd = 3.0 v, t a = 25 c, cpu = 12 mhz. i dd6 supply current, imo = 6 mhz ? 1 1.5 ma conditions are v dd = 3.0 v, t a = 25 c, cpu = 6 mhz i sb27 sleep (mode) current with por, lvd, sleep timer, wdt, and internal slow oscillator active. mid temperature range. ? 2.6 4 a v dd = 2.55 v, 0 c t a 40 c i sb sleep (mode) current with por, lvd, sleep timer, wdt, and internal slow oscillator active. ? 2.8 5 a v dd = 3.3 v, ?40 c t a 85 c table 13. 5-v and 3.3-v dc gpio specifications symbol description min typ max units notes r pu pull-up resistor 4 5.6 8 k v oh1 high output voltage port 0, 2, or 3 pins v dd ? 0.2 ? ? v i oh 10 a, v dd 3.0 v, maximum of 20 ma source current in all i/os. v oh2 high output voltage port 0, 2, or 3 pins v dd ? 0.9 ? ? v i oh = 1 ma, v dd 3.0 v, maximum of 20 ma source current in all i/os. v oh3 high output voltage port 1 pins with ldo regulator disabled v dd ? 0.2 ? ? v i oh < 10 a, v dd 3.0 v, maximum of 10 ma source current in all i/os. v oh4 high output voltage port 1 pins with ldo regulator disabled v dd ? 0.9 ? ? v i oh = 5 ma, v dd 3.0 v, maximum of 20 ma source current in all i/os. v oh5 high output voltage port 1 pins with 3.0 v ldo regulator enabled 2.7 3.0 3.3 v i oh < 10 a, v dd 3.1 v, maximum of 4 i/os all sourcing 5 ma. v oh6 high output voltage port 1 pins with 3.0 v ldo regulator enabled 2.2 ? ? v i oh = 5 ma, v dd 3.1 v, maximum of 20 ma source current in all i/os. [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 19 of 47 v oh7 high output voltage port 1 pins with 2.4 v ldo regulator enabled 2.1 2.4 2.7 v i oh < 10 a, v dd 3.0 v , maximum of 20 ma source current in all i/os. v oh8 high output voltage port 1 pins with 2.4 v ldo regulator enabled 2.0 ? ? v i oh < 200 a, v dd 3.0 v, maximum of 20 ma source current in all i/os. v oh9 high output voltage port 1 pins with 1.8 v ldo regulator enabled 1.6 1.8 2.0 v i oh < 10 a 3.0v v dd 3.6 v 0 c t a 85 c maximum of 20 ma source current in all i/os. v oh10 high output voltage port 1 pins with 1.8 v ldo regulator enabled 1.5 ? ? v i oh < 100 a. 3.0v v dd 3.6 v. 0 c t a 85 c. maximum of 20 ma source current in all i/os. v ol low output voltage ? ? 0.75 v i ol = 20 ma, v dd > 3.0 v, maximum of 60 ma sink current on even port pins (for example, p0[2] and p1[4]) and 60 ma sink current on odd port pins (for example, p0[3] and p1[5]). i oh high level source current ? ? 20 ma v oh = v dd ? 0.9. see the limitations of the total current in the notes for v oh . i oh2 high level source current port 0, 2, or 3 pins 1 ? ? ma v oh = v dd ? 0.9, for the limitations of the total current and i oh at other v oh levels, see the notes for v oh . i oh4 high level source current port 1 pins with ldo regulator disabled 5??mav oh = v dd ? 0.9, for the limitations of the total current and i oh at other v oh levels, see the notes for v oh . i ol low level sink current 20 ? ? ma v ol = 0.75 v, see the limitations of the total current in the notes for v ol v il input low voltage ? ? 0.8 v 3.6 v v dd 5.25 v v ih input high voltage 2.0 ? ? v 3.6 v v dd 5.25 v v h input hysteresis voltage ? 140 ? mv i il input leakage (absolute value) ? 1 ? na gross tested to 1 a c in capacitive load on pins as input 0.5 1.7 5 pf package and pin dependent temperature = 25 c c out capacitive load on pins as output 0.5 1.7 5 pf package and pin dependent temperature = 25 c table 13. 5-v and 3.3-v dc gpio specifications symbol description min typ max units notes [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 20 of 47 dc analog mux bus specifications ta b l e 1 5 lists the guaranteed maximum and minimu m specifications for the voltage and temperature ranges: 4.75 v to 5.25 v and ?40 c t a 85 c, 3.0 v to 3.6 v and ?40 c t a 85 c, or 2.4 v to 3.0 v and ?40 c t a 85 c, respectively. typical param- eters apply to 5 v, 3.3 v, or 2.7 v at 25 c. these are for design guidance only. table 14. 2.7-v dc gpio specifications symbol description min typ max units notes r pu pull-up resistor 4 5.6 8 k v oh1 high output voltage port 1 pins with ldo regulator disabled v dd ? 0.2 ? ? v i oh < 10 a, maximum of 10 ma source current in all i/os. v oh2 high output voltage port 1 pins with ldo regulator disabled v dd ? 0.5 ? ? v i oh = 2 ma, maximum of 10 ma source current in all i/os. v ol low output voltage ? ? 0.75 v i ol = 10 ma, maximum of 30 ma sink current on even port pins (for example, p0[2] and p1[4]) and 30 ma sink current on odd port pins (for example, p0[3] and p1[5]). i oh2 high level source curr ent port 1 pins with ldo regulator disabled 2??mav oh = v dd ? 0.5, for the limitations of the total current and i oh at other v oh levels see the notes for v oh . i ol low level sink current 10 ? ? ma v oh = .75 v, see the limitations of the total current in the note for v ol v olp1 low output voltage port 1 pins ? ? 0.4 v i ol = 5 ma maximum of 50 ma sink current on even port pins (for example, p0[2] and p3[4]) and 50 ma sink current on odd port pins (for example, p0[3] and p2[5]). 2.4 v v dd < 3.6 v v il input low voltage ? ? 0.75 v 2.4 v v dd < 3.6 v v ih1 input high voltage 1.4 ? ? v 2.4 v v dd < 2.7 v v ih2 input high voltage 1.6 ? ? v 2.7 v v dd < 3.6 v v h input hysteresis voltage ? 60 ? mv i il input leakage (absolute value) ? 1 ? na gross tested to 1 a c in capacitive load on pins as input 0.5 1.7 5 pf package and pin dependent temperature = 25 c c out capacitive load on pins as output 0.5 1.7 5 pf package and pin dependent temperature = 25 c table 15. dc analog mux bus specifications symbol description min typ max units notes r sw switch resistance to common analog bus ? ? 400 800 v dd 2.7 v 2.4 v v dd 2.7 v [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 21 of 47 dc por and lvd specifications ta b l e 1 6 lists the guaranteed maximum and minimu m specifications for the voltage and temperature ranges: 4.75 v to 5.25 v and ?40 c t a 85 c, 3.0 v to 3.6 v and ?40 c t a 85 c, or 2.4 v to 3.0 v and ?40 c t a 85 c, respectively. typical parameters apply to 5 v, 3.3 v, or 2.7 v at 25 c. these are for design guidance only. table 16. dc por and lvd specifications symbol description min typ max units notes v ppor0 v ppor1 v ppor2 v dd value for ppor trip porlev[1:0] = 00b porlev[1:0] = 01b porlev[1:0] = 10b ? ? ? 2.36 2.60 2.82 2.40 2.65 2.95 v v v v dd is greater than or equal to 2.5 v during startup, reset from the xres pin, or reset from watchdog. v lvd0 v lvd1 v lvd2 v lvd3 v lvd4 v lvd5 v lvd6 v lvd7 v dd value for lvd trip vm[2:0] = 000b vm[2:0] = 001b vm[2:0] = 010b vm[2:0] = 011b vm[2:0] = 100b vm[2:0] = 101b vm[2:0] = 110b vm[2:0] = 111b 2.39 2.54 2.75 2.85 2.96 ? ? 4.52 2.45 2.71 2.92 3.02 3.13 ? ? 4.73 2.51 [13] 2.78 [14] 2.99 [15] 3.09 3.20 ? ? 4.83 v v v v v v v v notes 13. always greater than 50 mv above v ppor (porlev = 00) for falling supply. 14. always greater than 50 mv above v ppor (porlev = 01) for falling supply. 15. always greater than 50 mv above v ppor (porlev = 10) for falling supply. [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 22 of 47 dc programming specifications ta b l e 1 7 lists the guaranteed minimum and maximu m specifications for the voltage and temperature ranges: 4.75 v to 5.25 v and ?40 c t a 85 c, 3.0 v to 3.6 v and ?40 c t a 85 c, or 2.4 v to 3.0 v and ?40 c t a 85 c, respectively. typical param- eters apply to 5 v, 3.3 v, or 2.7 v at 25 c. these are for des ign guidance only. flash endurance and retention specifications with the use of the eeprom user module are valid only within the range: 25 c +/?20c during the flash write operation. reference the eeprom user module datasheet instructions for eeprom flash wr ite requirements outside of the 25 c +/?20 c temperature window. table 17. dc programming specifications symbol description min typ max units notes v ddp v dd for programming and erase 4.5 5 5.5 v this specification applies to the functional requirements of external programmer tools v ddlv low v dd for verify 2.4 2.5 2.6 v this specification applies to the functional requirements of external programmer tools v ddhv high v dd for verify 5.1 5.2 5.3 v this specification applies to the functional requirements of external programmer tools v ddiwrite supply voltage for flash write operation 2.7 ? 5.25 v this specification applies to this device when it is executing internal flash writes i ddp supply current during programming or verify ? 5 25 ma v ilp input low voltage during programming or verify ? ? 0.8 v v ihp input high voltage during programming or verify 2.2 ? ? v i ilp input current when applying v ilp to p1[0] or p1[1] during programming or verify ? ? 0.2 ma driving internal pull-down resistor. i ihp input current when applying v ihp to p1[0] or p1[1] during programming or verify ? ? 1.5 ma driving internal pull-down resistor. v olv output low voltage during programming or verify ? ? v ss + 0.75 v v ohv output high voltage during programming or verify v dd ? 1.0 ? v dd v flash enpb flash endurance (per block) 50,000 [17] ? ? ? erase/write cycles per block. flash ent flash endurance (total) [16] 1,800,000 ? ? ? erase/write cycles. flash dr flash data retention 10 ? ? years notes 16. a maximum of 36 50,000 block endurance cycl es is allowed. this is balanced between operations on 36 1 blocks of 50,000 m aximum cycles each, 36 2 blocks of 25,000 maximum cycles each, or 36 4 blocks of 12,500 maximum cyc les each (to limit the total nu mber of cycles to 36 50,0 00 and that no single block ever sees more than 50,000 cycles). 17. the 50,000 cycle flash endurance per block is only guaranteed if the flash is operating within one voltage range. voltage ra nges are 2.4 v to 3.0 v, 3.0 v to 3.6 v and 4.75 v to 5.25 v. [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 23 of 47 dc i 2 c specifications ta b l e 1 8 lists the guaranteed minimum and maximu m specifications for the voltage and temperature ranges: 4.75 v to 5.25 v and ?40 c t a 85 c, 3.0v to 3.6 v and ?40 c t a 85 c, or 2.4 v to 3.0 v and ?40 c t a 85 c, respectively. typical param- eters apply to 5 v, 3.3 v, or 2.7 v at 25 c. these are for des ign guidance only. flash endurance and retention specifications with the use of the eeprom user module are valid only within the range: 25 c +/?20c during the fl ash write operation. reference the eeprom user module datasheet in structions for eeprom flash writ e requirements outside of t he 25 c +/?20 c temperature window. ac electrical characteristics ac chip level specifications table 19, table 20, and table 21 list the guaranteed maximum and minimum specific ations for the voltage and temperature ranges: 4.75 v to 5.25 v and ?40 c t a 85 c, 3.0 v to 3.6 v and ?40 c t a 85 c, or 2.4 v to 3.0 v and ?40 c t a 85 c respectively. typical parameters apply to 5 v, 3.3 v, or 2.7 v at 25 c. these are for design guidance only. table 18. dc i 2 c specifications [18] symbol description min typ max units notes v ili2c input low level ? ? 0.3 v dd v 2.4 v v dd 3.6 v ? ? 0.25 v dd v4.75 v v dd 5.25 v v ihi2c input high level 0.7 v dd ? ? v 2.4 v v dd 5.25 v notes 18. all gpio meet the dc gpio v il and v ih specifications found in the dc gpio specifications sections. the i 2 c gpio pins also meet the above specs. 19. 0 to 70 c ambient, v dd = 3.3 v. 20. refer to cypress jitter specifications application note ? an5054 at http://www.cypress.com for more information. table 19. 5-v and 3.3-v ac chip-level specifications symbol description min typ max units notes f cpu1 cpu frequency (3.3 v nominal) 0.75 ? 12.6 mhz 12 mhz only for slimo mode = 0. f 32k1 internal low speed oscillator frequency 15 32 64 khz f 32k_u internal low speed oscillator (ilo) untrimmed frequency 5 ? 100 khz after a reset and before the m8c starts to run, the ilo is not trimmed. see the system resets section of the psoc technical reference manual for details on this timing. f imo12 internal main oscillator stability for 12 mhz (commercial temperature) [19] 11.4 12 12.6 mhz trimmed for 3.3 v operation using factory trim values. see figure 10 on page 17 , slimo mode = 0. f imo6 internal main oscillator stability for 6 mhz (commercial temperature) 5.5 6.0 6.5 mhz trimmed for 3.3 v operation using factory trim values. see figure 10 on page 17 , slimo mode = 1. dc imo duty cycle of imo 40 50 60 % dc ilo internal low speed oscillator duty cycle 20 50 80 % t xrst external reset pulse width 10 ? ? s t powerup time from end of por to cpu executing code ? 16 100 ms power-up from 0 v. see the system resets section of the psoc technical reference manual . sr power_up power supply slew rate ? ? 250 v/ms t jit_imo [20] 12 mhz imo cycle-to-cycle jitter (rms) ? 200 1600 ps 12 mhz imo long term n cycle-to-cycle jitter (rms) ? 600 1400 ps n = 32 12 mhz imo period jitter (rms) ? 100 900 ps [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 24 of 47 table 20. 2.7-v ac chip level specifications symbol description min typ max units notes f cpu1 cpu frequency (2.7 v nominal) 0.75 ? 3.25 mhz slimo mode = 0 f 32k1 internal low speed oscillator frequency 8 32 96 khz f 32k_u internal low speed oscillator (ilo) untrimmed frequency 5 ? 100 khz after a reset and before the m8c starts to run, the ilo is not trimmed. see the system resets section of the psoc technical reference manual for details on this timing. f imo12 imo stability for 12 mhz (commercial temperature) [21] 11.0 12 12.9 mhz trimmed for 2.7 v operation using factory trim values. see figure 10 on page 17 , slimo mode = 0. f imo6 imo stability for 6 mhz (commercial temperature) 5.5 6.0 6.5 mhz trimmed for 2.7 v operation using factory trim values. see figure 10 on page 17 , slimo mode = 1. dc imo duty cycle of imo 40 50 60 % dc ilo internal low speed oscillator duty cycle 20 50 80 % t xrst external reset pulse width 10 ? ? s t powerup time from end of por to cpu executing code ? 16 100 ms power-up from 0 v. see the system resets section of the psoc technical reference manual sr power_up power supply slew rate ? ? 250 v/ms t jit_imo [22] 12 mhz imo cycle-to-cycle jitter (rms) ? 500 900 ps 12 mhz imo long term n cycle-to-cycle jitter (rms) ? 800 1400 ps n = 32 12 mhz imo period jitter (rms) ? 300 500 ps notes 21. 0 c to 70 c ambient, v dd = 3.3 v. 22. refer to cypress jitter specifications application note ? an5054 at http://www.cypress.com for more information. [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 25 of 47 ac gpio specifications ta b l e 2 1 and table 22 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 v to 5.25 v and ?40 c t a 85 c, 3.0 v to 3.6 v and ?40 c t a 85 c, or 2.4 v to 3.0 v and ?40 c t a 85 c respectively. typical parameters apply to 5 v, 3.3 v, or 2.7 v at 25 c. these are for design guidance only. figure 11. gpio timing diagram ac comparator specifications ta b l e 2 3 lists the guaranteed maximum and minimum specifications fo r the voltage and temperature ranges: 4.75 v to 5.25 v and ?40 c t a 85 c, 3.0 v to 3.6 v and ?40 c t a 85 c, or 2.4 v to 3.0 v and ?40 c t a 85 c, respectively. typical parameters apply to 5 v, 3.3 v, or 2.7 v at 25 c. these are for design guidance only. table 21. 5-v and 3.3-v ac gpio specifications symbol description min typ max units notes f gpio gpio operating frequency 0 ? 6 mhz normal strong mode, port 1. t rise023 rise time, strong mode, cload = 50 pf ports 0, 2, 3 15 ? 80 ns v dd = 3.0 to 3.6 v and 4.75 v to 5.25 v, 10% to 90% t rise1 rise time, strong mode, cload = 50 pf port 1 10 ? 50 ns v dd = 3.0 v to 3.6 v, 10% to 90% t fall fall time, strong mode, cload = 50 pf all ports 10 ? 50 ns v dd = 3.0 v to 3.6 v and 4.75 v to 5.25 v, 10% to 90% table 22. 2.7-v ac gpio specifications symbol description min typ max units notes f gpio gpio operating frequency 0 ? 1.5 mhz normal strong mode, port 1. t rise023 rise time, strong mode, cload = 50 pf ports 0, 2, 3 15 ? 100 ns v dd = 2.4 v to 3.0 v, 10% to 90% t rise1 rise time, strong mode, cload = 50 pf port 1 10 ? 70 ns v dd = 2.4 v to 3.0 v, 10% to 90% t fall fall time, strong mode, cload = 50 pf all ports 10 ? 70 ns v dd = 2.4 v to 3.0 v, 10% to 90% tfall trise023 trise1 90% 10% gpio pin output voltage table 23. ac comparator specifications symbol description min typ max units notes t comp comparator response time, 50 mv overdrive ??100 200 ns ns v dd 3.0 v. 2.4 v < v cc < 3.0 v. [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 26 of 47 ac external clock specifications ta b l e 2 4 , table 25 , ta b l e 2 6 , and table 27 list the guaranteed maximum and minimum specifications for the voltage and tempera- ture ranges: 4.75 v to 5.25 v and ?40 c t a 85 c, 3.0 v to 3.6 v and ?40 c t a 85 c, or 2.4 v to 3.0 v and ?40 c t a 85 c, respectively. typical parameters apply to 5 v, 3.3 v, or 2.7 v at 25 c. these are for design guidance only. table 24. 5-v ac external clock specifications symbol description min typ max units notes f oscext frequency 0.750 ?12.6mhz ? high period 38 ? 5300 ns ? low period 38 ? ?ns ? power-up imo to switch 150 ? ?s table 25. 3.3-v ac external clock specifications symbol description min typ max units notes f oscext frequency with cpu clock divide by 1 0.750 ? 12.6 mhz maximum cpu frequency is 12 mhz at 3.3 v. with the cpu clock divider set to 1, the exte rnal clock must adhere to the maximum frequency and duty cycle requirements. ? high period with cpu clock divide by 1 41.7 ? 5300 ns ? low period with cpu clock divide by 1 41.7 ? ?ns ? power-up imo to switch 150 ? ?s table 26. 2.7-v (nominal) ac external clock specifications symbol description min typ max units notes f oscext frequency with cpu clock divide by 1 0.750 ?3.08 0 mhz maximum cpu frequency is 3 mhz at 2.7 v. with the cpu clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements. f oscext frequency with cpu clock divide by 2 or greater 0.15 ? 6.35 mhz if the frequency of the external clock is greater than 3 mhz, the cpu clock divider is set to 2 or greater. in this case, the cpu clock divider ensures that the fifty percent duty cycle requirement is met. ? high period with cpu clock divide by 1 160 ? 5300 ns ? low period with cpu clock divide by 1 160 ? ?ns ? power-up imo to switch 150 ? ?s table 27. 2.7-v (minimum) ac external clock specifications symbol description min typ max units notes f oscext frequency with cpu clock divide by 1 0.750 ?6.3 0 mhz maximum cpu frequency is 6 mhz at 2.7 v. with the cpu clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements. f oscext frequency with cpu clock divide by 2 or greater 0.15 ? 12.6 mhz if the frequency of the external clock is greater than 6 mhz, the cpu clock divider is set to 2 or greater. in this case, the cpu clock divider ensures that the fifty percent duty cycle requirement is met. ? high period with cpu clock divide by 1 160 ? 5300 ns ? low period with cpu clock divide by 1 160 ? ?ns ? power-up imo to switch 150 ? ?s [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 27 of 47 ac programming specifications ta b l e 2 8 lists the guaranteed maximum and minimum specifications fo r the voltage and temperature ranges: 4.75 v to 5.25 v and ?40 c t a 85 c, 3.0 v to 3.6 v and ?40 c t a 85 c, or 2.4 v to 3.0 v and ?40 c t a 85 c respectively . typical parameters apply to 5 v, 3.3 v, or 2.7 v at 25 c. these are for design guidance only. ac i 2 c specifications ta b l e 2 9 and table 30 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 v to 5.25 v and ?40 c t a 85 c, 3.0 v to 3.6 v and ?40 c t a 85 c, or 2.4 v to 3.0 v and ?40 c t a 85 c respectively. typical parameters apply to 5 v, 3.3 v, or 2.7 v at 25 c. these are for design guidance only. table 28. ac programming specifications symbol description min typ max units notes t rsclk rise time of sclk 1 ? 20 ns t fsclk fall time of sclk 1 ? 20 ns t ssclk data setup time to falling edge of sclk 40 ? ? ns t hsclk data hold time from falling edge of sclk 40 ? ? ns f sclk frequency of sclk 0 ? 8 mhz t eraseb flash erase time (block) ? 10 ? ms t write flash block write time ? 40 ? ms t dsclk data out delay from falling edge of sclk ? ? 45 ns 3.6 < v dd t dsclk3 data out delay from falling edge of sclk ? ? 50 ns 3.0 v dd 3.6 t dsclk2 data out delay from falling edge of sclk ? ? 70 ns 2.4 v dd 3.0 t eraseall flash erase time (bulk) ? 20 ? ms erase all blocks and protection fields at once t program_hot flash block erase + flash block write time ? ? 100 ms 0 c t j 100 c t program_cold flash block erase + flash block write time ? ? 200 ms ?40 c t j 0 c table 29. ac characteristics of the i 2 c sda and scl pins for v dd 3.0 v symbol description standard mode fast mode units min max min max f scli2c scl clock frequency 0 100 0 400 khz t hdstai2c hold time (repeated) start condition. after this period, the first clock pulse is generated 4.0 ?0.6 ?s t lowi2c low period of the scl clock 4.7 ?1.3 ?s t highi2c high period of the scl clock 4.0 ?0.6 ?s t sustai2c setup time for a repeated start condition 4.7 ?0.6 ?s t hddati2c data hold time 0 ?0 ?s t sudati2c data setup time 250 ?100 [23] ?ns t sustoi2c setup time for stop condition 4.0 ?0.6 ?s t bufi2c bus free time between a stop and start condition 4.7 ?1.3 ?s t spi2c pulse width of spikes are s uppressed by the input filter ? ? 0 50 ns note 23. a fast mode i 2 c bus device is used in a standard mode i 2 c bus system but the requirement tsu; dat 250 ns is met. this automatica lly is the case if the device does not stretch the low period of the scl signal. if such devic e does stretch the low period of the scl signal, it must output the next data bit to the sda line trmax + tsu; dat = 1000 + 250 = 1250 ns (according to the standard mode i 2 c bus specification) before the scl line is released. [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 28 of 47 figure 12. definition for timing for fast/standard mode on the i 2 c bus table 30. 2.7-v ac characteristics of the i 2 c sda and scl pins (fast mode not supported) symbol description standard mode fast mode units min max min max f scli2c scl clock frequency 0 100 ? ? khz t hdstai2c hold time (repeated) start condition. after this period, the first clock pulse is generated 4.0 ? ? ?s t lowi2c low period of the scl clock 4.7 ? ? ?s t highi2c high period of the scl clock 4.0 ? ? ?s t sustai2c setup time for a repeated start condition 4.7 ? ? ?s t hddati2c data hold time 0 ? ? ?s t sudati2c data setup time 250 ? ? ?ns t sustoi2c setup time for stop condition 4.0 ? ? ?s t bufi2c bus free time between a stop and start condition 4.7 ?? ?s t spi2c pulse width of spikes are suppressed by the input filter ? ???ns i2c_sda i2c_scl s sr s p t bufi2c t spi2c t sustoi2c t sustai2c t lowi2c t highi2c t hddati2c t hdstai2c t sudati2c start condition repeated start condition stop condition [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 29 of 47 ac spi specifications ta b l e 3 1 and table 32 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 v to 5.25 v and ?40 c t a 85 c, 3.0 v to 3.6 v and ?40 c t a 85 c, or 2.4 v to 3.0 v and ?40 c t a 85 c respectively. typical parameters apply to 5 v, 3.3 v, or 2.7 v at 25 c. these are for design guidance only. table 31. spi master ac specifications symbol parameter conditions min typ max units f sclk sclk clock frequency ? ? ? 12 mhz dc sclk sclk duty cycle ? ? 50 ? % t setup miso to sclk setup time ? 4 0 ??ns t hold sclk to miso hold time ? 40 ? ? ns t out_val sclk to mosi valid time ? ? ? 40 ns t out_high mosi high time ? 40 ? ? ns table 32. spi slave ac specifications symbol parameter conditions min typ max units f sclk sclk clock frequency ? ? ? 12 mhz t low sclk low time ? 41.67 ? ? ns t high sclk high time ? 41.67 ? ? ns t setup mosi to sclk setup time ? 30 ? ? ns t hold sclk to mosi hold time ? 50 ? ? ns t ss_miso ss low to miso valid ? ? ? 153 ns t sclk_miso sclk to miso valid ? ? ? 125 ns t ss_high ss high time ? 50 ? ? ns t ss_sclk time from ss low to first sclk ?2/f sclk ??ns t sclk_ss time from last sclk to ss high ?2/f sclk ??ns [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 30 of 47 packaging dimensions this section illustrates the packaging specifications for the cy8c20234, cy8c20334, cy8c2043 4, cy8c20534, and cy8c20634 psoc devices along with the thermal impedances for each package. important note emulation tools may require a larger area on the target pcb than the chip's footprint. fo r a detailed description of the emulation tools' dimensions, refer to the emulator pod drawings at http://www.cypress.com . figure 13. 8-pin (150-mil) soic 51-85066 *e [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 31 of 47 figure 14. 16-pin (150-mil) soic figure 15. 48-pin (7 7 1.0 mm) qfn 51-85068 *d 001-12919*c [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 32 of 47 figure 16. 16-pin qfn no e-pad 3 3 0.6 mm package outline (sawn) figure 17. 24-pin (4 4 0.55 mm) sawn qfn 001-09116 *f 001-13937 *c [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 33 of 47 figure 18. 32-pin qfn 5 5 0.55 mm (sawn) figure 19. 28-pin (210-mil) ssop 001-48913 *b 51-85079 *e [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 34 of 47 figure 20. 30-ball (1.85 2.31 0.40 mm) wlcsp important note for information on the preferred dimensions for mounting the qfn packages, see the application note ?application notes for surface mount assembly of amkor's microleadframe (mlf) packages? available at http://www.amkor.com . it is important to note that pinned vias for thermal conduction are not required for the low power 24, 32, and 48-pin qfn psoc devices. 001-44613 *a [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 35 of 47 thermal impedances ta b l e 3 3 illustrates the minimum sol der reflow peak temperature to achieve good solderability. solder reflow specifications table 34 shows the solder reflow temperature limits that must not be exceeded. table 33. thermal impedances per package package typical ja [24] 8 soic 127 c/w 16 soic 80 c/w 16 qfn 46 c/w 24 qfn [25] 25 c/w 28 ssop 96 c/w 30 wlcsp 54 c/w 32 qfn [25] 27 c/w 48 qfn [25] 28 c/w table 34. solder reflow specifications package maximum peak temperature (t c ) maximum time above t c ? 5 c 8-pin soic 260 c 30 seconds 16-pin soic 260 c 30 seconds 16-pin qfn 260 c 30 seconds 24-pin qfn 260 c 30 seconds 28-pin ssop 260 c 30 seconds 30-pin wlcsp 260 c 30 seconds 32-pin qfn 260 c 30 seconds 48-pin qfn 260 c 30 seconds notes 24. t j = t a + power ja. 25. to achieve the thermal impedance specified for the qfn package, refer to "application notes for surface mount assembly of am kor's microleadframe (packages available at http://www.cypress.com . 26. higher temperatures is required based on the solder melting poin t. typical temperatures for solder are 220 5 c with sn-pb or 245 5 c with sn-ag-cu paste. refer to the solder manufacturer specifications. [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 36 of 47 development tool selection software psoc designer? at the core of the psoc development software suite is psoc designer, used to generate psoc firmware applications. psoc designer is available free of charge at http://www.cypress.com and includes a free c compiler. psoc programmer psoc programmer is flexible enough and is used on the bench in development and also suitable for factory programming. psoc programmer works either as a standalone programming application or operates directly from psoc designer. psoc programmer software is compatible with both psoc ice cube in-circuit emulator and psoc miniprog. psoc programmer is available free of charge at http://www.cypress.com. development kits all development kits are sold at the cypress online store. cy3215-dk basic development kit the cy3215-dk is for prototyp ing and development with psoc designer. this kit supports in-circuit emulation and the software interface enables users to run, halt, and single step the processor and view the content of specific memory locations. psoc designer supports the adv ance emulation features also. the kit includes: psoc designer software cd ice-cube in-circuit emulator ice flex-pod for cy8c29x66 family cat-5 adapter mini-eval programming board 110 ~ 240v power supply, euro-plug adapter imagecraft c compiler (registration required) issp cable usb 2.0 cable and blue cat-5 cable 2 cy8c29466-24pxi 28-pdip chip samples evaluation tools all evaluation tools are sold at the cypress online store. cy3210-miniprog1 the cy3210-miniprog1 kit enables the user to program psoc devices via the miniprog1 programming unit. the miniprog is a small, compact prototyping programmer that connects to the pc via a provided usb 2.0 cable. the kit includes: miniprog programming unit minieval socket programming and evaluation board 28-pin cy8c29466-24pxi pdip psoc device sample 28-pin cy8c27443-24pxi pdip psoc device sample psoc designer software cd getting started guide usb 2.0 cable cy3210-psoceval1 the cy3210-psoceval1 kit features an evaluation board and the miniprog1 programming unit. the evaluation board includes an lcd module, potentiometer, leds, and plenty of bread- boarding space to meet all of your evaluation needs. the kit includes: evaluation board with lcd module miniprog programming unit 28-pin cy8c29466-24pxi pdip psoc device sample (2) psoc designer software cd getting started guide usb 2.0 cable cy3214-psocevalusb the cy3214-psocevalusb evaluation kit features a devel- opment board for the cy8c24794-24lfxi psoc device. special features of the board include both usb and capacitive sensing development and debugging support. this evaluation board also includes an lcd module, potentiometer, leds, an enunciator and plenty of bread boarding space to meet all of your evaluation needs. the kit includes: psocevalusb board lcd module miniprog programming unit mini usb cable psoc designer and example projects cd getting started guide wire pack [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 37 of 47 device programmers all device programmers are purchased from the cypress online store. cy3216 modular programmer the cy3216 modular programme r kit features a modular programmer and the miniprog1 programming unit. the modular programmer includes three programming module cards and supports multiple cypress products. the kit includes: modular programmer base 3 programming module cards miniprog programming unit psoc designer software cd getting started guide usb 2.0 cable cy3207issp in-system serial programmer (issp) the cy3207issp is a production programmer. it includes protection circuitry and an industria l case that is more robust than the miniprog in a production programming environment. note that cy3207issp needs special software and is not compatible with psoc programmer. the kit includes: cy3207 programmer unit psoc issp software cd 110 ~ 240v power supply, euro-plug adapter usb 2.0 cable accessories (emula tion and programming) table 35. emulation and programming accessories part number pin package flex-pod kit [27] foot kit [28] prototyping module adapter [29] cy8c20234-12lkxi 16 qfn not available cy 3250-16qfn-fk cy3210-20x34 not available cy8c20334-12lqxi 24 qfn cy3250-20334qfn cy3250 -24qfn-fk cy3210-20x3 4 as-24-28-01ml-6 cy8c20634-12fdxi 30 wlcsp not avai lable cy3210-20x34 not available notes 27. dual function digital i/o pins al so connect to the common analog mux. 28. this part may be used for in-circuit debugging. it is not available for production. 29. programming adapter converts non-dip package to dip footpr int. specific details and ordering information for each of the ada pters is available at http://www.emulation.com . [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 38 of 47 ordering information ta b l e 3 6 lists the cy8c20234, cy8c20334, cy8c2 0434, cy8c20534, and cy8c20634 psoc device?s key package features and ordering codes. ordering code definitions table 36. psoc device key features and ordering information ordering code package flash (bytes) sram (bytes) digital blocks capsense- blocks digital i/o pins analog inputs analog outputs xres pin cy8c20134-12sxi 8-pin soic 8 k 512 0 1 6 6 0 no cy8c20234-12sxi 16-pin so ic 8 k 512 0 1 13 13 0 yes cy8c20534-12pvx i 28-pin ssop 8 k 512 0 1 24 24 [27] 0yes cy8c20534-12pvx it 28-pin ssop 8 k 512 0 1 24 24 [27] 0yes cy8c20000-12lfxi 48-pin ocd qfn [16] 8 k 512 0 1 28 28 [27] 0 yes cy8c20234-12lkxi 16-pin (3 3 mm 0.60 max) sawn qfn 8 k 512 0 1 13 13 [27] 0 yes cy8c20234-12lkxit 16-pin (3 3 mm 0.60 max) sawn qfn (tape and reel) 8 k 512 0 1 13 13 [27] 0 yes cy8c20334-12lqxi 24-pin (4 4 mm 0.60 max) sawn qfn 8 k 512 0 1 20 20 [27] 0 yes cy8c20334-12lqxit 24-pin (4 4 mm 0.60 max) sawn qfn (tape and reel) 8 k 512 0 1 20 20 [27] 0 yes cy8c20434-12lqxi 32-pin (5 5 mm 0.60 max) thin sawn qfn 8 k 512 0 1 28 28 0 yes cy8c20434-12lqxit 32-pin (5 5 mm 0.60 max) thin sawn qfn (tape and reel) 8 k 512 0 1 28 28 0 yes cy8c20634-12fdxi 30-ball wlcsp 8 k 512 0 1 27 27 0 yes cy8c20634-12fdxit 30-ball wlcsp (tape and reel) 8 k 512 0 1 27 27 0 yes note for die sales information, contact a local cypress sales office or field applications engineer (fae). cy 8 c 20 xxx- 12 xx package type: thermal rating: px = pdip pb-free c = commercial sx = soic pb-free i = industrial pvx = ssop pb-free e = extended lfx/lkx/lqx = qfn pb-free ax = tqfp pb-free fdx = wlcsp pb-free speed: 12 mhz part number family code technology code: c = cmos marketing code: 8 = cypress psoc company id: cy = cypress [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 39 of 47 acronyms acronyms used ta b l e 3 7 lists the acronyms that are used in this document. reference documents psoc ? cy8c20x34 and psoc ? cy8c20x24 technical reference manual (trm) ? 001-13033 design aids ? reading and writing psoc ? flash - an2015 (001-40459) adjusting psoc ? trims for 3.3 v and 2.7 v operation ? an2012 (001-17397) understanding datasheet jitter specifications for cypress timing products ? an5054 (001-14503) application notes for surface mount assembly of amkor's microleadframe (mlf) packages ? available at http://www.amkor.com . table 37. acronyms used in this datasheet acronym description acronym description ac alternating current mips million instructions per second adc analog-to-digital converter ocd on-chip debug api application programming interface pcb printed circuit board cmos complementary metal oxide semic onductor pga programmable gain amplifier cpu central processing unit por power on reset eeprom electrically erasable programmable read-only memory ppor precision power on reset gpio general purpose i/o psoc? programmable system-on-chip ice in-circuit emulator pwm pulse width modulator idac current dac qfn quad flat no leads ide integrated development environment slimo slow imo ilo internal low speed oscillator spi tm serial peripheral interface imo internal main oscillator sram static random access memory i/o input/output srom supervisory read only memory issp in-system serial programming ssop shrink small-outline package lcd liquid crystal display usb universal serial bus ldo wdt watchdog timer led light-emitting diode wlcsp wafer level chip scale package lvd low voltage detect xres external reset mcu microcontroller unit [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 40 of 47 document conventions units of measure ta b l e 3 8 lists the unit sof measures. numeric conventions hexadecimal numbers are represented with all letters in uppercase wi th an appended lowercase ?h? (for example, ?14h? or ?3ah?). hexadecimal numbers may also be represented by a ?0x? pref ix, the c coding convention. binary numbers have an appended lowercase ?b? (for example, 01010100b? or ?01000011b?). numbers not indicated by an ?h? or ?b? are decimals. table 38. units of measure symbol unit of measure symbol unit of measure c degree celsius ms millisecond pf picofarad ns nanosecond khz kilohertz ps picosecond mhz megahertz v microvolts k kilohm mv millivolts ohm v volts a microampere w watt ma milliampere mm millimeter na nanoampere % percent s microsecond glossary active high 1. a logic signal having its asserted state as the logic 1 state. 2. a logic signal having the logic 1 state as the higher voltage of the two states. analog blocks the basic programmable opamp circuits. these are sc (switched capacitor) and ct (continuous time) blocks. these blocks can be interconnected to provide adcs, dacs, mu lti-pole filters, gain stages, and much more. analog-to-digital (adc) a device that changes an analog signal to a digital signal of corresponding magnitude. typically, an adc converts a voltage to a digital number. the digital-to-analog (dac) converter performs the reverse operation. application programming interface (api) a series of software routines that comprise an interface between a computer application and lower level services and functions (for exampl e, user modules and libraries). apis serve as building blocks for programmers that create softwa re applications. asynchronous a signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal. bandgap reference a stable voltage reference design that matches the positive temperature coefficient of vt with the negative temperat ure coefficient of vbe, to produce a ze ro temperature coefficient (ideally) reference. bandwidth 1. the frequency range of a message or information processing system measured in hertz. 2. the width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specific ally as, for example, full width at half maximum. bias 1. a systematic deviation of a value from a reference value. 2. the amount by which the average of a set of values departs from a reference value. 3. the electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device. [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 41 of 47 block 1. a functional unit that performs a single function, such as an oscillator. 2. a functional unit that may be configured to perfo rm one of several functions, such as a digital psoc block or an analog psoc block. buffer 1. a storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. usually refers to an area reserved for io operations, into which data is read, or from which data is written. 2. a portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device. 3. an amplifier used to lower the output impedance of a system. bus 1. a named connection of nets. bundling nets together in a bus makes it easier to route nets with similar routing patterns. 2. a set of signals performing a common function and carrying similar data. typically represented using vector notation; fo r example, address[7:0]. 3. one or more conductors that serve as a co mmon connection for a group of related devices. clock the device that generates a periodic signal with a fixed frequen cy and duty cycle. a clock is sometimes used to synchroni ze different logic blocks. comparator an electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements. compiler a program that translates a high leve l language, such as c, into machine language. configuration space in psoc devices, the register space accessed when the xio bit, in the cpu_f register, is set to ?1?. crystal oscillator an oscillator in whic h the frequency is controlled by a piezoelectric crystal. typically a piezoelectric crystal is less sensitive to ambient te mperature than other circuit components. cyclic redundancy check (crc) a calculation used to detect errors in data co mmunications, typically performed using a linear feedback shift register. similar calculations may be used for a variety of other purposes such as data compression. data bus a bi-directional set of signals used by a comp uter to convey information from a memory location to the central processing unit and vice versa. more generally, a set of signals used to convey data between digital functions. debugger a hardware and software system that allo ws you to analyze the operation of the system under development. a debugger usually allows th e developer to step through the firmware one step at a time, set break points, and analyze memory. dead band a period of time when neither of two or more signals are in their active state or in transition. digital blocks the 8-bit logic blocks that can act as a counter, timer, se rial receiver, serial transmitter, crc generator, pseudo-random number generator, or spi. digital-to-analog (dac) a device that changes a digital signal to an analog signal of corresponding magnitude. the analog- to-digital (adc) converter pe rforms the reverse operation. duty cycle the relations hip of a clock period high time to its low time, expressed as a percent. glossary [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 42 of 47 emulator duplicates (provides an emul ation of) the functions of one system with a different system, so that the second system appears to behave like the first system. external reset (xres) an active high signal that is driven into the psoc device. it causes all operation of the cpu and blocks to stop and return to a pre-defined state. flash an electrically programmable and erasable, non-volatile technology that provides you the programmability and data storage of eproms, pl us in-system erasability. non-volatile means that the data is retained when power is off. flash block the smallest amount of flash rom space that may be programmed at one time and the smallest amount of flash space that may be pr otected. a flash block holds 64 bytes. frequency the number of cycles or events pe r unit of time, for a periodic function. gain the ratio of output current, vo ltage, or power to input current, voltage, or power, respectively. gain is usually expressed in db. i 2 c a two-wire serial computer bus by philips semiconductors (now nxp semiconductors). i2c is an inter-integrated circuit. it is used to connect low-speed peripherals in an embedded system. the original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control el ectronics. i2c uses only two bi-d irectional pins, clock and data, both running at +5v and pulle d high with resistors. the bus operates at 100 kbits/second in standard mode an d 400 kbits/second in fast mode. ice the in-circuit emulator that allows you to test the project in a hardware environment, while viewing the debugging device activity in a software environment (psoc designer). input/output (i/o) a device that introduces da ta into or extracts data from a system. interrupt a suspension of a process, such as the ex ecution of a computer program, caused by an event external to that process, and performed in such a way that the process can be resumed. interrupt service routine (isr) a block of code that normal code execution is diverted to when the m8c receives a hardware interrupt. many interrupt sources may each exis t with its own priority and individual isr code block. each isr code block ends with the reti in struction, returning t he device to the point in the program where it left normal program execution. jitter 1. a misplacement of the timing of a transition from its ideal position. a ty pical form of corruption that occurs on serial data streams. 2. the abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequen cy or phase of successive cycles. low-voltage detect (lvd) a circuit that senses v dd and provides an interrupt to the system when v dd falls lower than a selected threshold. m8c an 8-bit harvard-architecture microprocessor. the microprocessor coordinates all activity inside a psoc by interfacing to the fl ash, sram, and register space. master device a device that controls the timing for da ta exchanges between two devices. or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external in terface. the controlled device is called the slave device . glossary [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 43 of 47 microcontroller an integrated circuit chip that is desi gned primarily for control systems and products. in addition to a cpu, a microcontroller typically includes memory, timing circuits, and io circuitry. the reason for this is to permit the realization of a co ntroller with a minimal quantity of chips, thus achieving maximal possible miniaturization. this in turn, reduces the volume and the cost of the controller. the microcontroller is normally not used for general-purpose computation as is a microprocessor. mixed-signal the reference to a circuit containing both analog and digital techniques and components. modulator a device that imposes a signal on a carrier. noise 1. a disturbance that affects a signal and that may distort the information carried by the signal. 2. the random variations of one or mo re characteristics of any entity such as voltage, current, or data. oscillator a circuit that may be crystal controlled and is used to generate a clock frequency. parity a technique for testing transmitting data. typically, a binary digit is added to the data to make the sum of all the digits of the binary data either always even (even parity) or always odd (odd parity). phase-locked loop (pll) an electronic circuit that controls an oscillator so that it maintains a constant phase angle relative to a reference signal. pinouts the pin number assignment: the relation bet ween the logical inputs and outputs of the psoc device and their physical counterparts in t he printed circuit board (pcb) package. pinouts involve pin numbers as a link between schematic and pcb design (both being computer generated files) and may also involve pin names. port a group of pins, usually eight. power on reset (por) a circuit that forces the psoc device to reset when the vo ltage is lower than a pre-set level. this is a type of hardware reset. psoc ? cypress semiconductor?s psoc ? is a registered trademark and programmable system-on- chip? is a trademark of cypress. psoc designer? the software for cypress? programmable system-on-chip technology. pulse width modulator (pwm) an output in the form of duty cycle which varies as a function of the applied measurand ram an acronym for random access memory. a data-storage device from which data can be read out and new data can be written in. register a storage device with a specific capacity, such as a bit or byte. reset a means of bringing a system back to a know state. see hardware reset and software reset. rom an acronym for read only memory. a data-storage device from which data can be read out, but new data cannot be written in. serial 1. pertaining to a process in which all events occur one after the other. 2. pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or channel. glossary [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 44 of 47 settling time the time it takes for an output signal or value to stabilize after the input has changed from one value to another. shift register a memory storage device t hat sequentially shifts a word either left or right to output a stream of serial data. slave device a device that allows another device to control the timing for data exchanges between two devices. or when devices are cascaded in width, th e slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. the controlling device is called the master device. sram an acronym for static random access memory. a memory device where you can store and retrieve data at a high rate of speed. the term static is used because, after a value is loaded into an sram cell, it remains unchanged until it is explicitly al tered or until power is removed from the device. srom an acronym for supervisory read only memory. the srom holds code that is used to boot the device, calibrate circuitry, and perform flash operations. the functions of the srom may be accessed in normal user code, operating from flash. stop bit a signal following a character or block that prepares the receiving device to receive the next character or block. synchronous 1. a signal whose data is not acknowledged or acted upon until the next active edge of a clock signal. 2. a system whose operation is syn chronized by a clock signal. tri-state a function whose output ca n adopt three states: 0, 1, and z (high-impedance). the function does not drive any value in the z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowin g another output to drive the same net. uart a uart or universal asynchronous receiver-tra nsmitter translates between parallel bits of data and serial bits. user modules pre-build, pre-tested hardw are/firmware peripheral functions that take care of managing and configuring the lower level analog and digital psoc blocks. user modules also provide high level api (application programming interface) for the peripheral function. user space the bank 0 space of the register map. the re gisters in this bank are more likely to be modified during normal program execution and not just durin g initialization. registers in bank 1 are most likely to be modified only during the initialization phase of the program. v dd a name for a power net meaning "voltage drain." the most positive power supply signal. usually 5 v or 3.3 v. v ss a name for a power net meaning "voltage source." the most negative power supply signal. watchdog timer a timer that must be serviced periodically. if it is not serviced, the cpu resets after a specified period of time. glossary [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 45 of 47 document history page document title: cy8c20134, cy8c20234, cy8c20334, cy 8c20434, cy8c20534, cy8c20634 psoc ? programmable system-on-chip? document number: 001-05356 revision ecn orig. of change submission date description of change ** 404571 hmt see ecn new silicon and document (revision **). *a 418513 hmt see ecn updated electrical specifications, including storage temperature and maximum input clock frequency. updated features and analog system overview. modified 32-pin qfn e-pad dimensions. added new 32-pin qfn. add high output drive indicator to all p1[x] pinouts. updated trademarks. *b 490071 hmt see ecn made datasheet ?final?. added new development tool section. added ocd pinout and package diagram. added 16-pin qfn. updated 24-pin and 32-pin qfn package diagrams to 0.60 max thickness. changed from commercial to industrial temperature range. updated storage temperature specification and notes. updated thermal resistance data. added development tool kit part numbers. finetuned features an d electrical specifications. *c 788177 hmt see ecn added capsense snr requirement refe rence. added low power comparator (lpc) ac/dc electrical specifications tables. added 2.7v minimum specifica- tions. updated figure standards. updated technical training paragraph. added qfn package clarifications and dime nsions. updated ecn-ed amkor dimen- sioned qfn package diagram revisions. *d 1356805 hmt/sfvtm p3/hcl/sfv see ecn updated 24-pin qfn theta ja. added external reset pulse width, txrst, specification. fixed 48-pin qfn.vsd. up dated the table introduction and high output voltage description in section tw o. the sentence: "exceeding maximum ratings may shorten the battery life of the device.? does not apply to all datasheets. therefore, the word "battery" is changed to "useful.? took out tabs after table and figure numbers in titles and added two hard spaces. updated the section, dc gpio specifications on page 18 with new text. updated voh5 and voh6 to say, ?high output voltage, port 1 pins with 3.0v ldo regulator enabled.? updated voh7 and voh8 with the text, ?maximum of 20 ma source current in all i/os.?added 28-pin ssop part, pinout, package. updated specs. modified dev. tool part numbers. *e 2197347 uvs/aesa see ecn added 32-pin sawn qfn pin diagram removed package diagram: 32-pin (5 5 mm) sawn qfn(001-42168 *a) updated ordering information table with cy8c20434-12lqxi and cy8c20434-12lqxit ordering details. corrected table 16. dc programming specif ications - included above the table "flash endurance a nd retention specific ations with the use of the eeprom user module are valid only within the range: 25 c +/-20c during the flash write operation. refer the eeprom us er module datasheet instructions for eeprom flash write requirements outside of the 25 c +/-20 c temperature window." *f 2542938 rlrm/aesa 07/30/2008 corrected ordering information format. updated package diagrams 001-13937 and 001-30999. updated datasheet template. corrected figure 6 (28-pin diagram). *g 2610469 snv/pyrs 11/20/08 updated v oh5 , v oh7 , and v oh9 specifications *h 2693024 dpt/pyrs 04/16/2009 changed title from psoc ? mixed signal array to psoc ? programmable system-on-chip? replaced package outline drawing for 32-pin sawn qfn updated ?development tool selection? on page 36 updated ?development tools? on page 5 and ?designing with psoc designer? on page 6 updated ?getting started? on page 5 *i 2717566 drsw/ aesa 06/11/2009 updated ac chip-level, and ac progra mming specifications as follows: modified f imo6 (page 20), t write specifications (page 23) added i oh , i ol (page 17), flash endurance note (page 19), dcilo (page 20), f32k_u (page 20), t powerup (page 20), t eraseall (page 23), t program_hot (page 24), and t program_cold (page 24) specifications added ac spi master and slave specifications added 30-ball wlcsp package [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 46 of 47 *j 2825336 isw 12/10/2009 updated pin description table for 48-p in ocd. updated ordering information table to include cy8c205 34-12pvxa parts. updated package diagrams for 48-pin qfn, 16-pin qfn (sawn), 24-pin qfn (sawn), and 30-ball wlcsp specs. *k 2892629 njf 03/15/2010 updated programmable pin confi guration details in features. updated analog multiplexer system . updated cypress website links. updated psoc designer software subsystems . added t baketemp and t baketime parameters in absolute maximum ratings . removed the following sections: dc low power comparator specifications, ac analog mux bus specifications, ac low power comparator specifications, third party tools, and build a psoc emulator into your board. modified notes in packaging dimensions . updated ordering code definitions . removed inactive parts from ordering information . updated links in sales, solutions, and legal information . *l 2872902 vmad 04/06/2010 added part number cy8c20134 to the title. added 8-pin and 16-pin soic pin and package details. updated content to match current style guide and datasheet template. moved acronyms and units of measure tables to page 35. *m 3043170 njf 09/30/2010 added psoc device characteristics table . added dc i 2 c specifications table. added f 32k_u max limit. added tjit_imo specific ation, removed existing jitter specifications. updated units of measure, acronyms, glossary, and references sections. updated solder reflow specifications. no specific changed were made to i 2 c timing diagram. updated for clearer understanding. template and styles update. *n 3173718 njf 02/16/2011 cy8c20134-12sx1i and cy8c20234-12sx2i typo error fixed in the ordering information table and changed in to cy8c20134-12sxi and cy8c20234-12sxi. updated document version and date. updated package diagram to 001-12919 *c. *o 3248613 tof 06/10/2011 under table 13 , the text ? table 13 lists the guaranteed maximum and minimum specifications for the voltage and temp erature ranges: 4.75 v to 5.25 v and ?40 c t a 85 c, 3.0 v to 3.6 v and ?40 c t a 85 c, or 2.4 v to 3.0 v and ?40 c t a 85 c, respectively. typical parameters apply to 5 v, 3.3 v, and 2.7 v at 25 c. these are fo r design guidance only.? changed to ? ta b l e 1 3 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 v to 5.25 v and ?40 c t a 85 c, 3.0 v to 3.6 v and ?40 c t a 85 c, or table 14 for 2.4 v to 3.0 v and ?40 c t a 85 c, respectively. typical parameters apply to 5 v, 3.3 v, and 2.7 v at 25 c. these are for design guidance only?. updated table 34 on page 35 table. updated sections, ? getting started ?, ? development tools ?, and ? designing with psoc designer ? to remove references to the system level designs. updated package diagram 51-85066 to *e revision. *p 3394775 kpol 10/04/2011 updated 16-pin soic and 16-pin qfn package drawings. document history page document title: cy8c20134, cy8c20234, cy8c20334, cy 8c20434, cy8c20534, cy8c20634 psoc ? programmable system-on-chip? document number: 001-05356 revision ecn orig. of change submission date description of change [+] feedback
cy8c20134, cy8c20234, cy8c20334 cy8c20434, cy8c20534, cy8c20634 document number: 001-05356 rev. *p page 47 of 47 sales, solutions, a nd legal information worldwide sales and design support cypress maintains a worldwide network of offices, solution cent ers, manufacturer?s representatives, and distributors. to find t he office closest to you, visit us at cypress locations . products automotive cypress.com/go/automotive clocks & buffers cypress.com/go/clocks interface cypress.com/go/interface lighting & power control cypress.com/go/powerpsoc cypress.com/go/plc memory cypress.co m/go/memory optical & image sensing cypress.com/go/image psoc cypress.com/go/psoc touch sensing cypress.com/go/touch usb controllers cypress.com/go/usb wireless/rf cypress. com/go/wireless psoc solutions psoc.cypress.com/solutions psoc 1 | psoc 3 | psoc 5 ? cypress semiconductor corporation, 2005-2011. the information contained herein is subject to change without notice. cypress s emiconductor corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a cypress product. nor does it convey or imply any license under patent or other rights. cypress products are not warranted nor intended to be used for medical, life support, life saving, critic al control or safety applications, unless pursuant to an express written agreement wi th cypress. furthermore, cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. the inclusion of cypress products in life-support systems application implies that the manufacturer assumes all risk of su ch use and in doing so indemnif ies cypress against all charges. any source code (software and/or firmware) is owned by cypress semiconductor corporation (cypress) and is protected by and subj ect to worldwide patent protection (united states and foreign), united states copyright laws and international treaty provisions. cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the cypress source code and derivative works for the sole purpose of creating custom software and or firmware in su pport of licensee product to be used only in conjunction with a cypress integrated circuit as specified in the applicable agreement. any reproduction, modification, translation, compilation, or repre sentation of this source code except as specified above is prohibited without the express written permission of cypress. disclaimer: cypress makes no warranty of any kind, express or impl ied, with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. cypress reserves the right to make changes without further notice to t he materials described herein. cypress does not assume any liability arising out of the application or use of any product or circuit described herein. cypress does not authori ze its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. the inclusion of cypress? prod uct in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies cypress against all charges. use may be limited by and subject to the applicable cypress software license agreement. [+] feedback

▲Up To Search▲

Price & Availability of CY8C20234-12SXIT

	To Download CY8C20234-12SXIT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .